Compiler and FPGA Overlay for Neural Network Inference Acceleration

Creating custom high-performance hardware designs on FPGAs is difficult and time-consuming when compared to software programmable devices such as CPUs. A hardware designer must describe their system in a cycle-accurate manner, and worry about low-level hardware considerations such as timing closure to memory interfaces.
Read more...

;